

Figure 1(b). Explanation of pixel layout by showing four pixels in different process step.







Figure 3. Simplified equivalent circuit of one cross point in TFT array.





F.9. 3

Signal patterns to detect the short defect between gate and common lines.






Figure 4. Analysis of pixel voltages along the gate line with a short defect between gate and self-common lines when the signal patterns of Fig. 2 (a) is applied.





Figure 3. Analysis of pixel voltages along the gate line with a short defect between gate and self-common lines when the signal patterns of Fig. 2 (b) is applied.






Figure 7. Analysis of pixel voltages along the gate line with a short defect between gate and adjacent-common lines when the signal patterns of Fig. 2 (a) is applied.







Figure §. Analysis of pixel voltages along the gate line with a short defect between gate and adjacent-common lines when the signal patterns of Fig. 2 (b) is applied.







- Comment




Figure 12






Figure 2. Realistic distribution of the defect signals for the defects d1, d2, and dn, where normal distribution function is used for each defect type.



15

Figure 3(b). Explanation of pixel layout by showing four pixels in different process step.



. 16

Figure A. Example of the process flow for TFT-array in Fig. 3.

